

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	042390.P9578
First Inventor or Application Identifier	Francis X. McKeen
Title	A MECHANISM TO SECURE COMPUTER OUTPUT FROM SOFTWARE
Express Mail Label No.	EM014067957US

**APPLICATION ELEMENTS**  
See MPEP chapter 600 concerning utility patent application contents

**ADDRESS TO:** Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages **19**  
(preferred arrangement set forth below)
- Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) Total Sheets **4**
4. Oath or Declaration Total Pages ☐
- a. ☐ Newly executed (original copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 16 completed)
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☐ Assignment Papers (cover sheet & document(s))
8. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ Small Entity Statement filed in prior application, Statement(s) ☐ Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☒ Other: Check for \$726.00

\*NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_  
Prior application Information: Examiner \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label (Insert Customer No. or Attach bare code label here) or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(310) 207-3800	Fax	(310) 820-5988

Name (Print/Type)	Thomas M. Coester, Reg. No. 39,637		
Signature	<i>Thomas Coester</i>	Date	09/28/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

# FEE TRANSMITTAL

Patent fees are subject to annual revision on October 1.  
These are the fees effective October 1, 1999.  
Small Entity payments must be supported by a small entity statement.  
otherwise large entity fees must be paid. See forms PTO/SB/09-12.  
See 37 C.F.R. §§ 1.26 and 1.28

TOTAL AMOUNT OF PAYMENT (\$) 726.00

## Complete if Known

Application Number	
Filing Date	09/28/00
First Named Inventor	Francis X. McKeen, et al.
Examiner Name	
Group Art Unit	
Attorney Docket Number	042390.P9578

## METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number 02-2666

Deposit Account Name Blakely, Sokoloff, Taylor & Zafman LLP

- ☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance.

2. ☒ Payment Enclosed:

- ☒ Check ☐ Money Order ☐ Other

## FEE CALCULATION (fees effective 10/01/96)

### 1. FILING FEE

Large Entity	Small Entity	Fee	Fee	Fee	Fee	Description	Fee Paid
Code	(\$)	Code	(\$)				
101	690	201	345	Utility filing fee			\$690
106	310	206	155	Design filing fee			
107	480	207	240	Plant filing fee			
108	690	208	345	Reissue filing fee			
114	150	214	75	Provisional filing fee			
SUBTOTAL (1) (\$)							690.00

### 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
22	-20** = 2	X \$18.00 =	36.00
Independent Claims	3	-3** = 0	X \$78.00 = 0.00
Multiple Dependent			

\*\*or number of previously paid, if greater; For Reissues, see below

### Large Entity Small Entity

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description
103	18	203	9	Claims in excess of 20
102	78	202	39	Independent claims in excess of 3
104	270	204	135	Multiple Dependent claim
109	78	209	39	**Reissue independent claims over original patent
110	18	210	9	**Reissue claims in excess of 20 and over original patent

## FEE CALCULATION (continued)

### 3. ADDITIONAL FEE

Large Entity	Small Entity	Fee	Fee	Fee	Fee	Description	Fee Paid
Code	(\$)	Code	(\$)				
105	130	205	65	Surcharge - late filing fee or oath			
127	50	227	25	Surcharge - late provisional filing fee or cover sheet			
139	130	139	130	Non-English specification			
147	2,520	147	2,520	For filing a request for reexamination			
112	920	112	920	Requesting publication of SIR prior to Examiner action			
113	1,840	113	1,840	Requesting publication of SIR after Examiner action			
115	110	215	55	Extension for response within first month			
116	380	216	190	Extension for response within second month			
117	870	217	435	Extension for response within third month			
118	1,360	218	680	Extension for response within fourth month			
128	1,850	228	925	Extension for response within fifth month			
119	300	219	150	Notice of Appeal			
120	300	220	150	Filing a brief in support of an appeal			
121	260	221	130	Request for oral hearing			
138	1,360	138	1,360	Petition to institute a public use proceeding			
140	110	240	55	Petition to revive - unavoidably			
141	1,210	241	605	Petition to revive - unintentionally			
142	1,210	242	605	Utility issue fee (or reissue)			
143	430	243	215	Design issue fee			
144	580	244	290	Plant issue fee			
122	130	122	130	Petitions to the Commissioner			
123	50	123	50	Petitions related to provisional applications			
126	240	126	240	Submission of Information Disclosure Stmt			
581	40	581	40	Recording each patent assignment per property (times number of properties)			
146	760	246	380	Filing a submission after final rejection (37 CFR 1.129(a))			
149	760	249	380	For each additional invention to be examined (37 CFR 1.129(b))			
Other fee (specify)							
Other fee (specify)							
SUBTOTAL (3) (\$)							

\* Reduced by Basic Filing Fee Paid

## SUBMITTED BY

Typed or Printed Name	Thomas M. Coester, Reg. No. 39,637		Complete (if applicable)	
Signature	<i>Thomas Coester</i>	Date	09/28/00	Reg. Number
				Deposit Account User ID
				02-2666

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Docket No.: 042390.P9578  
Express Mail No.: EM014067957US

**UNITED STATES PATENT APPLICATION**

**FOR**

**A MECHANISM TO SECURE COMPUTER OUTPUT  
FROM SOFTWARE ATTACK USING ISOLATED EXECUTION**

Inventors:

Francis X. McKeen  
Ken Reneris  
David W. Grawrock

Prepared By:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, California 90025-1026  
(310) 207-3800

008260-79E27960

## **BACKGROUND**

### **(1) Field of the Invention**

The invention relates to data security. More specifically, the invention relates to securing output data in an isolated execution environment.

### **(2) Background**

Data security is increasingly important in this data-driven society. To that end, multilevel platforms have been developed to support both a normal execution mode and an isolated execution mode. A section of memory is allocated for use only in the isolated execution mode. Encryption and authentication are used any time isolated data is moved into a non-isolated section of the memory. In this manner, data used and maintained in isolated execution mode is not security compromised. However, when an isolated data is output to an output device, such as a display, it may be possible for insecure software to access the displayed data from the display when displayed in isolated execution mode or after the system returns to normal mode. This avenue of attack may compromise the security of isolated data.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The invention is illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to "an" or "one" embodiment in this disclosure are not necessarily to the same embodiment, and such references mean at least one.

Figure 1A is a diagram illustrating an embodiment of the logical operating architecture for the IsoX™ architecture of the platform.

Figure 1B is an illustrative diagram showing the accessibility of various elements in the operating system and the processor according to one embodiment of the invention.

Figure 1C is a first block diagram of an illustrative embodiment of a platform utilizing the present invention.

Figure 2 is a block diagram of a platform of one embodiment of the invention.

5

### DETAILED DESCRIPTION

The present invention relates to a platform and method for maintaining the remote security of output data. A processor executing in isolated execution "IsoX" mode may have output such as display data. That data may be conveyed through a graphic card to a display. The graphic card may be enabled to operate in an IsoX mode and access a specially partitioned portion of memory to retrieve output data when the platform is in IsoX mode. The graphics card may be allowed to direct memory access (DMA), the data for each screen refresh, or it may store it in a secure bit plane on the graphics card for output. By "secure" bit plane, it is meant that only the graphics card (or possibly very special isolated components, such as the operating system nub described below) may access the bit plane. This IsoX graphics card is required to restrict access by all non-secure components of the system.

In the following description, certain terminology is used to discuss features of various embodiments of the invention. For example, a "platform" includes components that perform different functions on stored information. Examples of a platform include, but are not limited or restricted to a computer (e.g., desktop, a laptop, a hand-held, a server, a workstation, etc.), desktop office equipment (e.g., printer, scanner, a facsimile machine, etc.), a wireless telephone handset, a television set-top box, and the like. Examples of a "component" include hardware (e.g., an integrated circuit, etc.) and/or one or more software modules. A "software module" is code that, when executed, performs a certain function. This code may include an operating system, an application, an applet or even a nub being a series of code instructions, possibly a subset of code from an applet. A "link" is broadly defined as one or more information-carrying

mediums (e.g., electrical wire, optical fiber, cable, bus, or air in combination with wireless signaling technology) to establish a communication pathway. This pathway is deemed "protected" when it is virtually impossible to modify information routed over the pathway without detection.

In addition, the term "information" is defined as one or more bits of data, address, and/or control and a "segment" is one or more bytes of information. A "message" is a grouping of information, possibly packetized information. "Keying material" includes any information needed for a specific cryptographic algorithm such as a Digital Signature Algorithm. A "one-way function" is a function, mathematical or otherwise, that converts information from a variable-length to a fixed-length (referred to as a "hash value" or "digest"). The term "one-way" indicates that there does not readily exist an inverse function to recover any discernible portion of the original information from the fixed-length hash value. Examples of a hash function include MD5 provided by RSA Data Security of Redwood City, California, or Secure Hash Algorithm (SHA-1) as specified in a 1995 publication Secure Hash Standard FIPS 180-1 entitled "Federal Information Processing Standards Publication" (April 17, 1995).

#### I. Architecture Overview

In one embodiment, a platform utilizing the present invention may be configured with an isolated execution (IsoX™) architecture. The IsoX™ architecture includes logical and physical definitions of hardware and software components that interact directly or indirectly with an operating system of the platform. Herein, the operating system and a processor of the platform may have several levels of hierarchy, referred to as rings, which correspond to various operational modes. A "ring" is a logical division of hardware and software components that are designed to perform dedicated tasks within the platform. The division is typically based on the degree or level of privilege, namely the ability to make changes to the platform. For example, a ring-0 is the innermost ring, being at the highest level of the hierarchy. Ring-0 encompasses the most critical, privileged components. Ring-3 is the outermost ring, being at the lowest level of

the hierarchy. Ring-3 typically encompasses user level applications, which are normally given the lowest level of privilege. Ring-1 and ring-2 represent the intermediate rings with decreasing levels of privilege.

Figure 1A is a diagram illustrating an embodiment of a logical operating architecture 50 of the IsoX™ architecture. The logical operating architecture 50 is an abstraction of the components of the operating system and processor. The logical operating architecture 50 includes ring-0 10, ring-1 20, ring-2 30, ring-3 40, and a processor nub loader 52. Each ring in the logical operating architecture 50 can operate in either (i) a normal execution mode or (ii) an IsoX mode. The processor nub loader 52 is an instance of a processor executive (PE) handler.

Ring-0 10 includes two portions: a normal execution Ring-0 11 and an isolated execution Ring-0 15. The normal execution Ring-0 11 includes software modules that are critical for the operating system, usually referred to as the "kernel". These software modules include a primary operating system 12 (e.g., kernel), software drivers 13, and hardware drivers 14. The isolated execution Ring-0 15 includes an operating system (OS) nub 16 and a processor nub 18 as described below. The OS nub 16 and the processor nub 18 are instances of an OS executive (OSE) and processor executive (PE), respectively. The OSE and the PE are part of executive entities that operate in a protected environment associated with the isolated area 70 and the IsoX mode. The processor nub loader 52 is a bootstrap loader code that is responsible for loading the processor nub 18 from the processor or chipset into an isolated area as will be explained later.

Similarly, ring-1 20, ring-2 30, and ring-3 40 include normal execution ring-1 21, ring-2 31, ring-3 41, and isolated execution ring-1 25, ring-2 35, and ring-3 45, respectively. In particular, normal execution ring-3 includes N applications 42<sub>1</sub>-42<sub>N</sub> and isolated execution ring-3 includes M applets 46<sub>1</sub>-46<sub>M</sub> (where "N" and "M" are positive whole numbers).

One concept of the IsoX™ architecture is the creation of an isolated region in the system memory, which is protected by components of the platform (e.g., the processor and chipset). This isolated region, referred to herein as an "isolated

area," may also be in cache memory that is protected by a translation look aside (TLB) access check. Access to this isolated area is permitted only from a front side bus (FSB) of the processor, using special bus cycles (referred to as "isolated read and write cycles") issued by the processor executing in IsoX mode. In one embodiment, a second isolated area, referred to herein as the isolated output area, is partitioned within main memory. In one embodiment, the isolated output area is only readable by an output device in an isolated execution mode and writable by the OS nub 16 via the output driver 17.

Typically shared links may be used within the platform for isolated output operations. Examples of these shared links include a Peripheral Component Interconnect (PCI) bus, an accelerated graphics port (AGP) bus, an Industry Standard Architecture (ISA) bus, a Universal Serial Bus (USB) bus and the like.

The IsoX mode is initialized using a privileged instruction in the processor, combined with the processor nub loader 52. The processor nub loader 52 verifies and loads a ring-0 nub software module (e.g., processor nub 18) into the isolated area. For security purposes, the processor nub loader 52 is non-modifiable, tamper-resistant and non-substitutable. In one embodiment, the processor nub loader 52 is implemented in read only memory (ROM).

One task of the processor nub 18 is to verify and load the ring-0 OS nub 16 into the isolated area. The OS nub 16 provides links to services in the primary operating system 12 (e.g., the unprotected segments of the operating system), provides page management within the isolated area, and has the responsibility for loading ring-3 application modules 45, including applets 46<sub>1</sub> to 46<sub>M</sub>, into protected pages allocated in the isolated area. The OS nub 16 may also support paging of data between the isolated area and ordinary (e.g., non-isolated) memory. If so, then the OS nub 16 is also responsible for the integrity and confidentiality of the isolated area pages before evicting the page to the ordinary memory, and for checking the page contents upon restoration of the page. The OS nub 16 may also contain an output driver 17 to fill the isolated output area with secure output data. In one embodiment, the output driver 17 writes a



display bit map into the isolated output area for any data to be displayed when the platform is in isolated execution mode.

Referring now to Figure 1B, a diagram of the illustrative elements associated with the operating system 10 and the processor for one embodiment of the invention is shown. For illustration purposes, only elements of ring-0 10 and ring-3 40 are shown. The various elements in the logical operating architecture 50 access an accessible physical memory 60 according to their ring hierarchy and the execution mode.

The accessible physical memory 60 includes an isolated area 70, an isolated output area 90 and a non-isolated area 80. The isolated area 70 includes applet pages 72 and nub pages 74. The non-isolated area 80 includes application pages 82 and operating system pages 84. The isolated area 70 is accessible only to components of the operating system and processor operating in the IsoX mode. The non-isolated area 80 is accessible to all elements of the ring-0 operating system and processor. In one embodiment, the isolated output area 90 may only be accessed by the OS nub 16 and secure output devices. In some embodiments, access to the isolated output area 90 may be write-only for the OS nub 16 and read-only for the output device.

The normal execution ring-0 11 including the primary OS 12, the software drivers 13, and the hardware drivers 14, can access both the OS pages 84 and the application pages 82. The normal execution ring-3, including applications 42<sub>1</sub> to 42<sub>N</sub>, can access only to the application pages 82. Neither the normal execution ring-0 11 nor normal execution ring-3 41 can access the isolated area 70 or the isolated output area 90.

The isolated execution ring-0 15, including the OS nub 16 and the processor nub 18, can access the isolated area 70, including both the applet pages 72 and the nub pages 74, and the non-isolated area 80, including the application pages 82 and the OS pages 84. The isolated execution ring-3 45, including applets 46<sub>1</sub> to 46<sub>M</sub>, can access only to the application pages 82 and the applet pages 72. The applets 46<sub>1</sub> to 46<sub>M</sub> reside in the isolated area 70.

Referring to Figure 1C, a block diagram of an illustrative embodiment of a platform utilizing the present invention is shown. In this embodiment, platform 100 comprises a processor 110, a chipset 120, a system memory 140 and peripheral components (e.g., tokens 180/182 coupled to a token link 185 and/or a token reader 190) in communication with each other. It is further contemplated that the platform 100 may contain optional components such as a non-volatile memory (e.g., flash) 160 and additional peripheral components. Examples of these additional peripheral components include, but are not limited or restricted to a mass storage device 170 and one or more input/output (I/O) devices 175. For clarity, the specific links for these peripheral components (e.g., PCI bus, AGP bus, ISA bus, USB bus, wireless transmitter/receiver combinations, etc.) are not shown.

In general, the processor 110 represents a central processing unit of any type of architecture, such as complex instruction set computers (CISC), reduced instruction set computers (RISC), very long instruction word (VLIW), or hybrid architecture. In one embodiment, the processor 110 includes multiple logical processors. A "logical processor," sometimes referred to as a thread, is a functional unit within a physical processor having an architectural state and physical resources allocated according to a specific partitioning functionality. Thus, a multi-threaded processor includes multiple logical processors. The processor 110 is compatible with the Intel Architecture (IA) processor, such as a PENTIUM® series, the IA-32™ and IA-64™. It will be appreciated by those skilled in the art that the basic description and operation of the processor 110 applies to either a single processor platform or a multi-processor platform.

The processor 110 may operate in a normal execution mode or an IsoX mode. In particular, an isolated execution circuit 115 provides a mechanism to allow the processor 110 to operate in an IsoX mode. The isolated execution circuit 115 provides hardware and software support for the IsoX mode. This support includes configuration for isolated execution, definition of the isolated

area, definition (e.g., decoding and execution) of isolated instructions, generation of isolated access bus cycles, and generation of isolated mode interrupts.

As shown in Figure 1C, a host link 116 is a front side bus that provides interface signals to allow the processor 110 to communicate with other processors or the chipset 120. In addition to normal mode, the host link 116 supports an isolated access link mode with corresponding interface signals for isolated read and write cycles when the processor 110 is configured in the IsoX mode. The isolated access link mode is asserted on memory accesses initiated while the processor 110 is in the IsoX mode if the physical address falls within the isolated area address range. The isolated access link mode is also asserted on instruction pre-fetch and cache write-back cycles if the address is within the isolated area address range. The processor 110 responds to snoop cycles to a cached address within the isolated area address range if the isolated access bus cycle is asserted.

The chipset 120 includes a memory control hub (MCH) 130 and an input/output control hub (ICH) 150 described below. The MCH 130 and the ICH 150 may be integrated into the same chip or placed in separate chips operating together.

With respect to the chipset 120, a MCH 130 provides control and configuration of memory and input/output devices such as the system memory 140 and the ICH 150. The MCH 130 provides interface circuits to recognize and service isolated memory read and write cycles and/or isolated output read and write cycles. In addition, the MCH 130 has memory range registers (e.g., base and length registers) to represent the isolated area and isolated output area in the system memory 140. The isolated output area and isolated area need not be contiguous. Similarly, the MCH 130 aborts any access to the isolated output area when the isolated output link mode is not asserted. Once configured, the MCH 130 aborts any access to the isolated area when the isolated access link mode is not asserted.

The system memory 140 stores code and data. The system memory 140 is typically implemented with dynamic random access memory (DRAM) or static

random access memory (SRAM). The system memory 140 includes the accessible physical memory 60 (shown in Figure 1B). The accessible physical memory 60 includes the isolated area 70, isolated output area 90, and the non-isolated area 80 as shown in Figure 1B. The isolated area 70 is the memory area that is defined by the processor 110 when operating in the IsoX mode. Access to the isolated area 70 is restricted and is enforced by the processor 110 and/or the chipset 120 that integrates the isolated area functionality. Access to the isolated output memory will typically be controlled by the chipset 120 and more particularly the MCH 130. The non-isolated area 80 includes a loaded operating system (OS). The loaded OS 142 is the portion of the operating system that is typically loaded from the mass storage device 170 via some boot code in a boot storage such as a boot read only memory (ROM). Of course, the system memory 140 may also include other programs or data which are not shown.

As shown in Figure 1C, the ICH 150 supports isolated execution in addition to traditional I/O functions. In this embodiment, the ICH 150 comprises at least the processor nub loader 52 (shown in Figure 1A), a hardware-protected memory 152, an isolated execution logical processing manager 154, and a token link interface 158. For clarity, only one ICH 150 is shown although platform 100 may be implemented with multiple ICHs. When there are multiple ICHs, a designated ICH is selected to control the isolated area configuration and status. This selection may be performed by an external strapping pin. As is known by one skilled in the art, other methods of selecting can be used.

The processor nub loader 52, as shown in Figures 1A and 1C, includes a processor nub loader code and its hash value (or digest). After being invoked by execution of an appropriated isolated instruction (e.g., ISO\_INIT) by the processor 110, the processor nub loader 52 is transferred to the isolated area 70. Thereafter, the processor nub loader 52 copies the processor nub 18 from the non-volatile memory 160 into the isolated area 70, verifies and places a representation of the processor nub 18 (e.g., a hash value) into the protected memory 152. Herein, the protected memory 152 is implemented as a memory array with single

write, multiple read capability. This non-modifiable capability is controlled by logic or is part of the inherent nature of the memory itself. For example, as shown, the protected memory 152 may include a plurality of single write, multiple read registers.

5 As shown in Figures 1C, the protected memory 152 is configured to support an audit log 156. An "audit log" 156 is information concerning the operating environment of the platform 100; namely, a listing of data that represents what information has been successfully loaded into the system memory 140 after power-on of the platform 100. For example, the representative  
10 data may be hash values of each software module loaded into the system memory 140. These software modules may include the processor nub 18, the OS nub 16, and/or any other critical software modules (e.g., ring-0 modules) loaded into the isolated area 70. Thus, the audit log 156 can act as a fingerprint that identifies information loaded into the platform (e.g., the ring-0 code controlling  
15 the isolated execution configuration and operation), and is used to attest or prove the state of the current isolated execution.

In another embodiment, both the protected memory 152 and unprotected memory (e.g., a memory array in the non-isolated area 80 of the system memory 140 of Figure 1C) may collectively provide a protected audit log 156. The audit  
20 log 156 and information concerning the state of the audit log 156 (e.g., a total hash value for the representative data within the audit log 156) are stored in the protected memory 152.

Referring still to Figure 1C, the non-volatile memory 160 stores non-volatile information. Typically, the non-volatile memory 160 is implemented in  
25 flash memory. The non-volatile memory 160 includes the processor nub 18 as described above. Additionally, the processor nub 18 may also provide application programming interface (API) abstractions to low-level security services provided by other hardware and may be distributed by the original equipment manufacturer (OEM) or operating system vendor (OSV) via a boot disk.

The mass storage device 170 stores archive information such as code (e.g., processor nub 18), programs, files, data, applications (e.g., applications 42<sub>1</sub>-42<sub>N</sub>), applets (e.g., applets 46<sub>1</sub> to 46<sub>M</sub>) and operating systems. The mass storage device 170 may include a compact disk (CD) ROM 172, a hard drive 176, or any other magnetic or optic storage devices. The mass storage device 170 also provides a mechanism to read platform-readable media. When implemented in software, the elements of the present invention are stored in a processor readable medium. The "processor readable medium" may include any medium that can store or transfer information. Examples of the processor readable medium include an electronic circuit, a semiconductor memory device, a read only memory (ROM), a flash memory, an erasable programmable ROM (EPROM), a fiber optic medium, a radio frequency (RF) link, and any platform readable media such as a floppy diskette, a CD-ROM, an optical disk, a hard disk, etc.

Figure 2 is a block diagram of a platform of one embodiment of the invention. A central processing unit (CPU) 210 is capable of operating in either an isolated execution mode or normal execution mode. An OS nub 216, including an output driver 217, may execute on CPU 210. The CPU is coupled by a link to MCH 230. MCH 230 controls access to a system memory 240, which is partitioned to include an isolated output area 290, normal memory areas 280 and an isolated memory area 270. The OS nub 216 pages may reside in the isolated memory area 270.

When the CPU 210 is operating in isolated execution mode the output driver 217 sends isolated output request cycles to the MCH 230 for access to the isolated output area 290. Isolated output cycles are identified as such by the MCH 230 based on the status of the system and whether an isolated attribute is attached to the request. If the request is identified by the MCH 230, as containing the appropriate isolated attribute, write access to the isolated output area 290 may be granted. In that context, the output driver 217 will then drive output data, for example, a bit map, into the isolated output area 290. In some embodiments of

the invention, the OS nub 216 is permitted write-only access to the isolated output area.

In some embodiments, a graphics card 275 is coupled by a secure AGP bus 254 to MCH 230. The OS nub should be able to write to the graphics card to permit the OS nub to provide the base address and size of the isolated output area. In one embodiment, the graphics card is provided with an isolated direct memory access (DMA) controller 250, which sends isolated DMA requests through AGP 252 to the MCH for read access to the isolated output area 290. The MCH authenticates the request before granting access to the isolated output area. The isolated DMA controller 250 may then DMA, for example the bit map contained in the isolated output area 290 directly to an output end point such as display 202.

In some embodiments of the invention, the graphics card 275 includes one or more isolated bit planes 254 and one or more normal bit planes 256. In such embodiment, where the graphics card 275 is permitted to store isolated output data in the isolated bit planes 254, the graphics card must guarantee security of those isolated bit planes from software attack and/or access by non-Iso software. Such protection may be because the graphics card denies all external access to the isolated bit planes 254. In another embodiment, only the OS nub 216 is permitted to access the isolated bit planes 254 from outside the graphics card 275. In such embodiments it is contemplated that the isolated DMA controller 250 may DMA the output data to the isolated bit planes. Subsequent refreshes of the display may be conducted from the isolated bit planes 254. It is also within the scope and contemplation of the invention that the isolated bit planes may be loaded other than by DMA controller 250.

One form of possible attack is for rogue software to establish an environment on the display that mimics the secure environment to appear as the proper target for the secure output or input data from a user. In one embodiment, hardware on the graphics card ensures that the user sees and the output goes to the secure window. In some embodiments of the invention,

upon entering isolated execution mode, the graphics card will occlude existing windows on the display 202 by overlaying an occlusion window 204. An isolated execution focus window 206 may then be tiled over occlusion window 204. In this manner, reliability of delivery of the isolated output data to the focus window is enhanced. Additionally, the isolated focus window may be itself occluded, e.g., grayed out when the graphics card leaves the isolated execution mode. In any case, the graphics card 275 is responsible for preventing software access to isolated data on the display.

It should be noted that while the above description is conducted in the context of a display, or graphical output, the invention may readily be extended to other forms of output, such as for example, audio output. Thus, such extension is within the scope and contemplation of the invention.

In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.



CLAIMS

What is claimed is:

- 1           1.     A platform comprising:  
2                 a processor executing in one of a normal execution mode and an  
3 isolated execution mode;  
4                 a system memory including an isolated area, an isolated output  
5 area, and a non-isolated area; and  
6                 an output device.
- 1           2.     The platform of claim 1 wherein the output device is a graphics  
2 card.
- 1           3.     The platform of claim 2 further comprising:  
2                 a memory control hub (MCH) coupled between the system memory,  
3 and the processor and the graphics card, the memory control hub to permit the  
4 graphics card to access the isolated output area only when the graphics card is in  
5 isolated access mode.
- 1           4.     The platform of claim 3 wherein the graphics card comprises:  
2                 a direct memory access (DMA) controller and wherein local storage  
3 of the data from the isolated output area is not permitted.
- 1           5.     The platform of claim 3 wherein only the graphics card is permitted  
2 to read the isolated output area.
- 1           6.     The platform of claim 1 further comprising:  
2                 an operating system (O/S) nub having a driver to write display data  
3 into the isolated output area when the processor is executing in isolated  
4 execution mode.

1           7.     The platform of claim 3 further comprising:  
2                 a link between the graphics card and the MCH having an isolated  
3 transaction type.

1           8.     The platform of claim 3 wherein the MCH only permits the O/S  
2 nub to write to the isolated output area.

1           9.     The platform of claim 7 wherein the link is a secure accelerated  
2 graphics port bus.

1           10.    The platform of claim 2 wherein the graphics card comprises:  
2                 an isolated bit plane; and  
3                 a non-isolated bit plane.

1           11.    The platform of claim 10 wherein the graphics card denies all  
2 external access to the isolated bit plane.

1           12.    A method comprising:  
2                 establishing an isolated execution environment having an isolated  
3 execution mode; and  
4                 preventing access to output data by any requester not operating in  
5 an isolated mode.

1           13.    The method of claim 12 wherein establishing comprises:  
2                 segregating a system memory into an isolated output area and a  
3 non-isolated area.

1           14.    The method of claim 13 further comprising:  
2                   issuing an isolated direct memory access (DMA) request for display  
3 data in the isolated output area from a graphics card; and  
4                   refreshing the display based on the display data.

1           15.    The method of claim 13 wherein preventing comprises:  
2                   identifying if an isolated attribute is present in a request for access to  
3 the isolated output area; and  
4                   denying the request if no isolated attribute is present.

1           16.    The method of claim 13 further comprising:  
2                   loading data from the isolated output area into a bit plane on a  
3 graphics card; and  
4                   denying all external access to the bit plane.

1           17.    The method of claim 16 further comprising:  
2                   defining a first window for display of an image corresponding to the  
3 bit plane; and  
4                   occluding all windows but the first window.

1           18.    The method of claim 13 further comprising:  
2                   retrieving data from the isolated output area;  
3                   displaying an image corresponding to the data; and  
4                   occluding the image prior to a platform transitioning out of isolated  
5 execution mode.

1           19.    A platform comprising:  
2                   a processor executing in one of a normal execution mode and an  
3 isolated execution mode;

4 a direct memory access (DMA) controller to issue requests for access  
5 to an isolated output area;  
6 a first interface coupled to the DMA controller to forward requests  
7 to a memory control hub (MCH); and  
8 a second interface coupled to the DMA controller to supply output data to an  
9 output device.

1 20. The apparatus of claim 19 wherein the first interface is a secure  
2 accelerated graphics port (AGP) and the output device is a display.

1 21. The apparatus of claim 19 wherein the DMA controller attaches an  
2 isolated attribute to any isolated output area access request.

1 22. The apparatus of claim 19 wherein the second interface is an audio  
2 interface.

## ABSTRACT

A method and platform for maintaining the security of output data in an isolated execution environment. A system memory has an isolated output area readable only by secure output controllers having an isolated execution mode.

- 5 The output controllers may make a request for access to the isolated output area, upon proper authentication if the request access is granted. The output device may either DMA the content of the isolated output area to an output end point, such as a display, or load it into local storage, the security of which is guaranteed by the controller.

09673167 : 092800




FIG. 1A




FIG. 1 B





FIG. 1C





**FIG. 2**